ADP3611
THEORY OF OPERATION
The ADP3611 is a dual MOSFET driver optimized for
driving two N-channel MOSFETs in a synchronous buck
converter topology. A single PWM input signal is all that
is required to properly drive the high-side and the low-side
MOSFETs. Each driver is capable of driving a 3 nF load at
speeds up to 1 MHz. A more detailed description of the
ADP3611 and its features follows. Refer to the detailed
block diagram in Figure 18.
Figure 18. Detailed Block Diagram of the ADP3611
Undervoltage Lockout
The undervoltage lockout (UVLO) circuit holds both
MOSFET driver outputs low during VCC supply ramp-up.
The UVLO logic becomes active and in control of the
driver outputs at a supply voltage of no greater than 1.5 V.
The UVLO circuit waits until the VCC supply has reached
a voltage high enough to bias logic level MOSFETs fully
on before releasing control of the drivers to the control pins.
Driver Control Input
The driver control input (IN) is connected to the duty
ratio modulation signal of a switch-mode controller. IN can
be driven by 2.5 V to 5.0 V logic. The output MOSFETs are
driven so that the SW node follows the polarity of IN.
Low ? Side Driver
The low-side driver is designed to drive a ground-
referenced low R DS(ON) N-channel synchronous rectifier
MOSFET. The bias to the low-side driver is internally
connected to the VCC supply and GND. Once the supply
voltage ramps up and exceeds the UVLO threshold, the
driver is enabled. When the driver is enabled, the driver ’s
output is 180 ° out of phase with the IN pin. Table 5 shows
the relationship between DRVL and the different control
inputs of the ADP3611.
High ? Side Driver
The high-side driver is designed to drive a floating low
R DS(ON) N-channel MOSFET. The bias voltage for the
high-side driver is developed by an external bootstrap
supply circuit, which is connected between the BST and
SW pins.
The bootstrap circuit comprises a diode, D1, and
bootstrap capacitor, C BST . When the ADP3611 is starting
up, the SW pin is at ground, so the bootstrap capacitor
charges up to VCC through D1. Once the supply voltage
ramps up and exceeds the UVLO threshold, the driver is
enabled. When IN goes high, the high-side driver begins to
turn on the high-side MOSFET (Q1) by transferring charge
from C BST . As Q1 turns on, the SW pin rises up to V DCIN ,
forcing the BST pin to V DCIN + V C(BST) , which is enough
gate-to-source voltage to hold Q1 on. To complete the
cycle, Q1 is switched off by pulling the gate down to the
voltage at the SW pin. When the low-side MOSFET (Q2)
turns on, the SW pin is pulled to ground. This allows the
bootstrap capacitor to charge up to VCC again.
When the driver is enabled, the driver ’s output is in phase
with the IN pin. Table 5 shows the relationship between
DRVH and the different control inputs of the ADP3611.
Overlap Protection Circuit
The overlap protection circuit prevents both main power
switches, Q1 and Q2, from being on at the same time. This
is done to prevent shoot-through currents from flowing
through both power switches and the associated losses that
can occur during their on-off transitions. The overlap
protection circuit accomplishes this by adaptively
controlling the delay from Q1’s turn-off to Q2’s turn-on,
and the delay from Q2’s turn-off to Q1’s turn-on.
To prevent the overlap of the gate drives during Q1’s
turn-off and Q2’s turn-on, the overlap circuit monitors the
voltage at the SW pin and DRVH pin. When IN goes low,
Q1 begins to turn off. The overlap protection circuit waits
for the voltage at the SW and DRVH pins to both fall below
1.6 V. Once both of these conditions are met, Q2 begins to
turn on. Using this method, the overlap protection circuit
ensures that Q1 is off before Q2 turns on, regardless of
variations in temperature, supply voltage, gate charge, and
drive current. There is, however, a timeout circuit that
overrides the waiting period for the SW and DRVH pins to
reach 1.6 V. After the timeout period has expired, DRVL is
asserted high regardless of the SW and DRVH voltages. In
the opposite case, when IN goes high, Q2 begins to turn off
after a propagation delay. The overlap protection circuit
waits for the voltage at DRVL to fall below 1.6 V, after
which DRVH is asserted high and Q1 turns on.
Low ? Side Driver Shutdown
The low-side driver shutdown DRVLSD allows a control
signal to shut down the synchronous rectifier. Under light
load conditions, DRVLSD should be pulled low before the
http://onsemi.com
9
相关PDF资料
ADP5501ACPZ-RL IC LED DRVR WHITE BCKLGT 24LFCSP
ADP8863ACPZ-R7 IC LED DRVR WHIT BCKLGT 20-WLCSP
ADUM1100UR IC DIGITAL ISOL/COUPLER 8SOIC
ADUM1201CR IC ISOLATOR DIGITAL DUAL 8SOIC
ADUM1210BRZ IC ISOLATOR DIGITAL DUAL 8SOIC
ADUM1233BRWZ-RL IC ISOLATR DGTL 2CH 0.1A 16-SOIC
ADUM1234BRWZ-RL IC ISOLATR DGTL 2CH 0.1A 16-SOIC
ADUM1250SRZ-RL7 IC ISOLATOR 1MBPS 4CH 2.5K 8SOIC
相关代理商/技术参数
ADP3611MNR2G 功能描述:功率驱动器IC DUAL HI VOLT MOSFET RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube
ADP3611MNR2G-REEL 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Bootstrapped, High Voltage MOSFET Driver with Output Disable
ADP3623 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed, Dual, 4 A MOSFET Driver with Thermal Protection
ADP3623ARDZ-RL 功能描述:IC MOSFET DVR 4A DL HS 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:95 系列:- 配置:高端和低端,独立 输入类型:非反相 延迟时间:160ns 电流 - 峰:290mA 配置数:1 输出数:2 高端电压 - 最大(自引导启动):600V 电源电压:10 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:管件 产品目录页面:1381 (CN2011-ZH PDF)
ADP3623ARHZ-RL 功能描述:IC MOSFET DVR 4A DL HS 8MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:95 系列:- 配置:高端和低端,独立 输入类型:非反相 延迟时间:160ns 电流 - 峰:290mA 配置数:1 输出数:2 高端电压 - 最大(自引导启动):600V 电源电压:10 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:管件 产品目录页面:1381 (CN2011-ZH PDF)
ADP3624 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed, Dual, 4 A MOSFET Driver with Thermal Protection
ADP3624ARDZ 功能描述:IC DRIVER DUAL 4A NONINV 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:95 系列:- 配置:半桥 输入类型:PWM 延迟时间:25ns 电流 - 峰:1.6A 配置数:1 输出数:2 高端电压 - 最大(自引导启动):118V 电源电压:9 V ~ 14 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:管件 产品目录页面:1282 (CN2011-ZH PDF) 其它名称:*LM5104M*LM5104M/NOPBLM5104M
ADP3624ARDZ-RL 功能描述:IC DVR DUAL NONINVERT 4A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大(自引导启动):- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6,D²Pak(5 引线+接片),TO-263BA 供应商设备封装:TO-263 包装:管件